

SI65R280FS2

650V 0.28Ω N-channel MOSFET


■ Description

SI65R280FS2 is power MOSFET using Magnachip’s advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of low EMI to designers as well as low switching loss.

■ Key Parameters

Parameter	Value	Unit
$V_{DS} @ T_{j, max}$	700	V
$R_{DS(on), max}$	0.28	Ω
$V_{TH, typ}$	3	V
I_D	13.8	A
Q_g, typ	27.8	nC

■ Package & Internal Circuit



■ Features

- Low power loss by high speed switching and low on-resistance
- 100% avalanche tested
- Green package – Pb-free plating, Halogen-free

■ Applications

- PFC power supply stages
- Switching applications
- Adapter

■ Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
SI65R280FS2	SI65R280	-55 ~ 150°C	TO-220F	Tube	Compliant

■ Absolute Maximum Rating (T_c=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	V _{DSS}	650	V	
Gate – Source voltage	V _{GSS}	±30	V	
Continuous drain current	I _D	13.8	A	T _C = 25°C
		8.7	A	T _C = 100°C
Pulsed drain current ⁽¹⁾	I _{DM}	41.4	A	
Power dissipation	P _D	104.2	W	
Single - pulse avalanche energy	E _{AS}	290	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽²⁾	dv/dt	15	V/ns	
Storage temperature	T _{stg}	-55 ~150	°C	
Maximum operating junction temperature	T _j	150	°C	

1) I_d limited by maximum junction temperature

2) Pulse width t_p limited by T_{j,max}

■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R _{thjc}	1.2	°C/W
Thermal resistance, junction-ambient max	R _{thja}	62.5	°C/W

■ Static Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – source breakdown voltage	$V_{(BR)DSS}$	650	-	-	V	$V_{GS} = 0V, I_D = 250\mu A$
Gate threshold voltage	$V_{GS(th)}$	2	3	4	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS} = 650V, V_{GS} = 0V$
Gate leakage current	I_{GSS}	-	-	100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$
Drain-source on state resistance	$R_{DS(ON)}$	-	0.25	0.28	Ω	$V_{GS} = 10V, I_D = 4.4A$

■ Dynamic Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input capacitance	C_{iss}	-	1032	-	pF	$V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz$
Output capacitance	C_{oss}	-	1192	-		
Reverse transfer capacitance	C_{rss}	-	54.8	-		
Effective output capacitance energy related ⁽³⁾	$C_{o(er)}$	-	29.3	-		$V_{DS} = 0V \text{ to } 520V, V_{GS} = 0V, f = 1.0MHz$
Turn on delay time	$t_{d(on)}$	-	23.5	-	ns	$V_{GS} = 10V, R_G = 25\Omega, V_{DS} = 325V, I_D = 13.8A$
Rise time	t_r	-	59	-		
Turn off delay time	$t_{d(off)}$	-	151	-		
Fall time	t_f	-	52	-		
Total gate charge	Q_g	-	27.8	-	nC	$V_{GS} = 10V, V_{DS} = 520V, I_D = 13.8A$
Gate – source charge	Q_{gs}	-	7.1	-		
Gate – drain charge	Q_{gd}	-	9.9	-		
Gate resistance	R_G	-	21	-	Ω	$V_{GS} = 0V, f = 1.0MHz$

3) $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

■ Reverse Diode Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Continuous diode forward current	I_S	-	-	13.8	A	
Diode forward voltage	V_{SD}	-	-	1.4	V	$I_S = 13.8\text{A}$, $V_{GS} = 0\text{V}$
Reverse recovery time	t_{rr}	-	377	-	ns	$I_S = 13.8\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ $V_{DD} = 100\text{V}$
Reverse recovery charge	Q_{rr}	-	5.2	-	μC	
Reverse recovery current	I_{rrm}	-	27.6	-	A	

■ Characteristic Graph

Fig.1 Output characteristics.




Fig.2 Drain-source on-state resistance vs. drain current




Fig.3 Drain-source on-state resistance (normalized)




Fig.4 Drain-source breakdown voltage (normalized)




Fig.5 Transfer characteristics




Fig.6 Forward characteristics of reverse diode




Fig.7 Gate charge




Fig.8 Capacitances




Fig.9 $V_{GS(th)}$ variation vs. temperature (normalized)




Fig.10 Maximum drain current vs. case temperature




Fig.11 Power dissipation




Fig.12 Output capacitance stored energy




Fig.13 Transient thermal impedance





Fig.14 Safe operating area



■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform

■ Physical Dimension

3 Leads, TO-220F

Dimensions are in millimeters unless otherwise specified



Symbol	Min	Nom	Max
A	4.50		4.93
b	0.63		0.91
b1	1.15		1.47
C	0.33		0.63
D	15.47		16.13
E	9.60		10.71
e		2.54	
F	2.34		2.84
G	6.48		6.90
L	12.24		13.72
L1	2.79		3.67
Q	2.52		2.96
Q1	3.10		3.50
ØR	3.00		3.55